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Abstract The last decade has seen tremendous devel-
opments in memory and storage technologies, starting
with Flash Memory and continuing with the upcom-
ing Storage-Class Memories. Combined with an explo-
sion of data processing, data analytics, and machine
learning, this led to a segmentation of the memory and
storage market. Consequently, the traditional storage
hierarchy, as we know it today, might be replaced by a
multitude of storage hierarchies, with potentially differ-
ent depths, each tailored for specific workloads. In this
context, we explore in this “Kurz Erkla¨rt” the state
of memory technologies and reflect on their future use
with a focus on data management systems.
Keywords Storage · Main Memory · Flash · SSD ·
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1 Introduction
The traditional storage hierarchy comprises several lay-
ers of memory technologies, ordered from the fastest
and least dense to the slowest and densest: CPU caches
(SRAM), main memory (DRAM), secondary memory
(HDD), and potentially tertiary memory (Tape Drive).
The rise of Flash memory, manufactured in the Solid-
State Drive (SSD) form, has pushed HDDs another level
down the storage hierarchy: SSDs have successfully su-
perseded HDDs. However, the rise of novel memory
technologies, such as Storage-Class Memories (SCM),
and substantial hardware and software advances in ex-
isting ones, such as Open-Channel SSDs [3], force us to
reconsider how we conceive storage hierarchies. Indeed,
storage system designers are faced with an unprece-
dented diversity of memory and storage technologies,
as illustrated in Figure 1.
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The performance of data-intensive applications is
directly dependent on the performance of the under-
lying storage system. Depending on their host device
(servers, smartphones, embedded devices, etc.), and de-
pending on the nature of their data access patterns,
these applications may be bound by memory band-
width, by memory latency, or by energy consumption.
In a real world scenario, a data-intensive application
will be constrained by a combination of the three. This
disparity in bandwidth, latency, and energy consump-
tion constraints led hardware manufacturers to segment
the market of memory and storage devices into sev-
eral products, each of which exhibits a different instan-
tiation of the aforementioned three-way trade-off (see
more details in Sections 2 and 3).
On the one hand, the segmentation and diversifi-
cation of memory technologies bring the opportunity
to build storage systems that are optimized for specific
workloads. On the other hand, building such systems is
complex and requires exposing traditionally hardware-
managed parts of storage to the application layer (e.g.,
Open-Channel SSDs). In the cloud, this task is even
more complex as memory and storage resources may
be shared by multiple entities, thereby making quality
of service a challenging task for cloud providers.
The first “Kurz Erkla¨rt” of this series explored the
diversity of computing units and the opportunities they
bring to data management systems [30]. In this second
“Kurz Erkla¨rt”, we give an overview of the state of ad-
vancement – from a systems developer point of view –
of memory and storage technologies and their impact
on data management systems. To do so, we organize
the remainder of this paper as follows: Section 2 and
Section 3 discuss recent developments in main mem-
ory and storage technologies, respectively. Thereafter,
Section 4 introduces Storage-Class Memory, highlights
its opportunities, and underlines its challenges. Finally,
Section 5 summarizes the paper and outlines future
breakthroughs lying ahead of us.
ar
X
iv
:1
90
8.
07
43
1v
1 
 [c
s.D
B]
  2
0 A
ug
 20
19
2 Ismail Oukid, Lucas Lersch
SRAM DRAM NVRAM
Caches
Merging Point between Storage and Memory
DDR DIMMMCDRAM 3D XPoint MRAM RRAM
…
Storage
SSD HDD Tape Drive
Lower Latency Higher Capacity
…
Fig. 1 Illustration of the diversity of memory and storage technologies (adapted from [29]).
2 Random Access Memory
There are two main types of Random Access Mem-
ory (RAM): Static RAM (SRAM) and Dynamic RAM
(DRAM). SRAM requires six transistors per memory
cell and relies on changing the direction of the current
to read and write memory cells. In contrast, DRAM re-
quires only one transistor and one capacitor which is
used to hold the charges. Therefore, DRAM is much
simpler, denser, and cheaper (since it requires six times
less transistors) than SRAM. However, since DRAM’s
capacitors produce current leakage, its memory cells
must be constantly refreshed – hence the name “Dy-
namic” RAM. While DRAM is denser and simpler to
produce, SRAM offers a much lower access latency and
a much higher bandwidth. Therefore, SRAM is usually
used for the smaller CPU caches whose performance is
critical, while DRAM is used for the larger main mem-
ory. Since SRAM is embedded on-chip and inflexible,
we focus in the remainder of this section on DRAM.
The DRAM market is currently dominated by Sam-
sung, Micron, and SK Hynix; they own more than 95%
of the market share [50]. Furthermore, the market is
segmented into many categories, each of which is tai-
lored for specific application domains:
– Double Data Rate (DDR) DRAM is targeted
at Complex Instruction Set Computers (CISC), which
can issue multiple instructions in a single cycle, such
as CPUs found in desktops and servers. Therefore, it
is optimized to handle parallel, small-sized memory
requests using a typically 64-bit memory bus.
– Low Power DDR (LPDDR) offers very low power
consumption and is targeted at smaller devices such
as smartphones, tablets, and laptops.
– Graphics DDR (GDDR) is optimized for GPU
workloads, or more generally, for Reduced Instruc-
tion Set Computers (RISC) that issue a single in-
struction per cycle. It differs significantly from DDR
in that it has a wider memory bus (up to 256-bit
wide) which allows it to provide much higher band-
width. However, it does not handle well parallel non-
adjacent memory requests.
– High Bandwidth Memory (HBM) is a vari-
ant of DRAM that provides much higher bandwidth
than GDDR thanks to its 3D design: multiple layers
of DRAM are stacked together and accessed through
a very wide memory bus (typically 1024-bit wide).
It is mainly targeted at high-end GPUs and servers.
– Multi-Channel DRAM (MCDRAM) is a type
of HBM introduced by Intel in its second generation
Xeon Phi processors1 [36]. It is a high-bandwidth,
low-capacity DRAM that can be used as a software-
managed fast buffer between CPU caches and main
memory to accelerate analytical workloads.
– Hybrid Memory Cube (HMC) is another promis-
ing high-bandwidth, low-capacity 3D-stacked DRAM
and a competitor of MCDRAM. Its application do-
mains include high-end computing and networking.
Each category, with the exception of MCDRAM and
HMC, has improved over multiple generations, the lat-
est being DDR5, GDDR6, LPDDR4X, and HBM2.
DDR DRAM is by far the category that offers the
highest capacity. It is also the most relevant for database
systems. While the cost per bit of DDR DRAM has
steadily decreased over the years, the capacity and band-
width per core have worsened [38]. As a matter of fact,
it is intrinsically hard to further increase the density of
DRAM [21]: The smaller the DRAM cell, the more it
leaks energy which interferes with the state of neighbor-
ing cells, thereby exponentially increasing error rates.
Another concern is that a significant share of data-
centers energy consumption is attributed to DRAM [9],
either directly or indirectly (e.g., through the cooling
system). Consequently, DRAM no longer satisfies the
demand for ever-increasing main-memory capacities.
3 Non-Volatile Storage
Flash-based solid-state drives (SSDs) were introduced
in the early 90’s and, while initially there were many
challenges to be addressed, nowadays they have proven
1 Intel has discontinued its Xeon Phi series, albeit some of
its concepts have converged with the Xeon Scalable series.
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Fig. 2 Worldwide SSD and HDD average selling price [47].
to be a usable and reliable technology. Similar to hard
disk drives (HDDs), SSDs are non-volatile block-based
devices. In contrast to HDDs, SSDs are purely elec-
tronic storage devices, i.e., without any moving parts,
and with a much better performance. The purely elec-
tronic nature of SSDs enables a higher degree of paral-
lelism, which also reduces the performance gap between
sequential and random accesses, an important aspect
that had to be considered when developing systems for
HDDs. Furthermore, modern SSDs present an IO la-
tency of tens of microseconds, while HDDs still have
access latencies in the order of milliseconds.
Initial disadvantage of SSDs were higher costs and
limited write endurance. However, today SSDs offer
enough write endurance and on-chip wear-leveling that
most application do not have to worry about such is-
sues. A study [25] with 12 different SSDs showed that
most of them only reach a wear-out scenario after about
five years of regular usage (40 GB writes per day). The
five years interval is similar to the warranty time offered
by most HDD manufacturers. Figure 2 shows the aver-
age selling prices of SSDs and HDDs. While SSDs are
still more expensive, the price is dropping significantly,
while the price of HDDs has stabilized in the past years.
Another aspect worth noting is the power consump-
tion. For consumer-level storage devices, SSDs tend to
consume much less power than HDDs. However, this
is not necessarily the case for high-capacity, enterprise-
level storage devices. For example, according to their re-
spective specifications, the Seagate Exos X12 HDD [49]
consumes 9.3 Watts during operation, while the Intel
DC P4510 SSD [20] consumes 16 Watts. Nevertheless,
the power consumption relative to the offered perfor-
mance makes SSDs a much more attractive option in
terms of power savings. Finally, although different flash
technologies exist, NAND flash memory became the
standard in modern SSDs due to its higher density and
better endurance, which translates into lower costs.
3.1 Density
Although most modern SSDs are based on NAND flash
memory, they differ on the way these cells are orga-
nized internally. While the early designs stored a single
bit per cell in a Single-Level Cell structure (SLC), later
improvements were made to increase the density with
Multi-Level Cell (MLC) and Triple-Level Cell (TLC),
storing respectively two and three bits per cell. The in-
creased density of MLC and TLC comes at the cost
of reduced write performance, higher power consump-
tion, and lower cell endurance. Most modern enterprise
SSDs are either MLC or TLC, as the cost of SLC is
prohibitive for systems handling large amounts of data.
Even with the higher densities enabled by MLC and
TLC, it became harder to further scale capacity, since
the device becomes much more error prone as more bits
are packed in a single cell and fewer electrons trapped in
the cell correspond to a bit. Manufacturers have solved
this issue by stacking cells vertically, enabling more cells
while maintaining the same surface on a single die. This
technology is known as 3D NAND Flash.
In comparison to 2D geometries, the vertical stack-
ing of cells can increase the capacity of SSDs by two or-
ders of magnitude. The vast majority of modern SSDs
are based on 3D flash memory. Furthermore, a recent
study [48] based on data collected over 6 years in Google
data centers showed that the reliability of modern MLC
devices is comparable to that of SLC devices, reducing
the range of use cases for SLC. The same study also
shows that, while SSDs had a lower replacement rate
than HDDs, the rate of uncorrectable errors was higher.
3.2 Performance
SSD flash cells are organized into packages of a cer-
tain capacity. While this capacity can be increased by
adding more dies on a flash package, this has a neg-
ative impact on performance, as the access times of
a single die increase. However, the decrease in perfor-
mance is compensated by increasing the internal paral-
lelism within and across packages. The SSD controller
uses multiple individual channels to communicate to
the packages. Thanks to this intrinsic parallelism, SSDs
achieve a much higher bandwidth by striping data and
interleaving accesses across packages.
The increase in performance made it necessary to
adapt both hardware and software interfaces, as these
became the bottleneck. Initially SSDs adopted the same
Serial ATA (SATA) interface found in most HDDs. How-
ever, as the SATA interface could not keep up with the
potential bandwidth, many manufacturers started to of-
fer SSDs with a more performant PCI Express (PCIe)
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interface. PCIe was later established with the standard-
ization of the NVMe specification. While SATA SSDs
are still sold on the market, the tendency is that these
will be replaced by PCIe/NVMe in the near future. For
instance, an Intel DC S4600 Series (SATA) [18] offers a
bandwidth of up to 500 MB/s while the Intel DC P4510
(PCIe) [20] offers a bandwidth of up to 3000 MB/s.
Another alternative to SATA offered by some man-
ufacturers is the Serial Attached SCSI (SAS) interface.
While SAS performance is much better than SATA, but
generally worse than PCIe, its key advantage over PCIe
is the flexibility regarding extending a server’s storage
capacity simply by adding additional SAS devices to
multi-port arrays. PCIe is not easily extensible: the de-
vices have to be connected directly to the chipset.
While the underlying media (3D NAND flash mem-
ory) and hardware interface (PCIe) are the same for
most SSDs, other aspects have critical impact on the
performance characteristics of the final product. Some
examples are the degree of parallelism, amount of cache,
and the controller. The controller itself plays a ma-
jor role, as it is responsible for multiple functionali-
ties such as error detection and correction, bad block
mapping, compression, wear leveling, and garbage col-
lection. Therefore, it is common for a single manufac-
turer to offer a wide range of products aimed at specific
scenarios (e.g., read/write optimized, mixed workloads,
large capacities, and low latency).
Finally, software changes are also required to fully
exploit the potential of modern SSDs. To that aim, ef-
forts exist to allow the application to bypass the SSD
controller and have full control over the behavior of the
device. This is achieved by exposing inner SSD inter-
faces and allowing the application to optimize aspects
such as parallelism and wear-leveling for specific use
cases. This class of devices is known as Open-Channel
SSDs and are already supported by Linux kernel through
the LightNVM subsystem [4].
3.3 Recent and Future Developments
As the performance of SSDs keep improving, the bottle-
neck shifts to other components in the system’s stack.
The vast majority of modern storage devices still oper-
ate through a block-level interface. The mismatch be-
tween the application representation (e.g., objects) and
the block representation requires data to be converted
when reading or writing to the storage device. To lift
the overhead introduced by this conversion, Samsung
has announced a Key-Value SSD [46] which implements
the usual logic present in key-value stores in the SSD
firmware, allowing the application to interact with the
device in a much simpler way. Moreover, Intel announced
its Optane [17] line of products. Different than 3D NAND
flash, Optane is based in the Intel 3D XPoint memory
technology. The 3D XPoint technology does not only
promise to offer 3–10 times lower latency, but also a
much higher endurance than 3D NAND Flash.
While the performance of accessing local NVMe SSDs
has greatly improved, leveraging these improvements
over the network became a challenge. Recent work [24]
has proposed a system with a tight coupling of network
and storage in order to fully leverage NVMe SSDs per-
formance and enable remote access latencies compara-
ble to local ones. Many works such as Li et al. [33] and
Levandoski et al. [32] have presented data structures
designed to better exploit the characteristics of flash-
based SSDs. More specific to the context of database
systems, works such as Hardock et al. [15, 14] have ex-
ploited native flash management to reduce write ampli-
fication in presence of small updates.
3.4 HDD & Tape
For many decades, HDDs have been the default storage
media for the vast majority of systems. Rapid advance-
ments in SSD technologies raise the question whether
HDDs will become obsolete in the near future. Even
with lower performance characteristics, HDDs still offer
a lower price per Gigabyte and potentially higher relia-
bility than SSDs, which would make them a good alter-
native for archival and backup storage. In such a sce-
nario, HDDs would compete directly with tape-based
storage, which surprisingly-enough is still around.
A recent study [1] compared the characteristics of
HDD and tape for archival and backup purposes. We
highlight here three important observations. First, den-
sity of tape-based storage has been increasing in a higher
rate than that of HDDs. Second, tape-based storage has
a much lower idle power consumption. Third, the band-
width of sequential access on tape can match that of
modern HDDs. Based on these observations, one may
wonder whether HDDs will still have a place in the stor-
age hierarchy in the near future, as they are currently
not fast enough to compete with SSDs, and not eco-
nomic enough to compete with tape.
4 Storage-Class Memory
“The arrival of high-speed, non-volatile storage
devices, typically referred to as storage-class mem-
ories (SCM), is likely the most significant archi-
tectural change that datacenter and software de-
signers will face in the foreseeable future.” [39].
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Fig. 3 SCM is mapped directly into the address space of the
application, allowing direct access with load/store semantics.
Storage-Class Memory2 (SCM) is a class of novel mem-
ory technologies that exhibit characteristics of both stor-
age and main memory: They combine the non-volatility,
density, and economic characteristics of storage (e.g.,
flash) with the byte-addressability and a latency close
to that of DRAM (albeit higher). Examples of such
memory technologies include Resistive RAM [13] (re-
searched by SK Hynix, SanDisk, Crossbar, Nantero),
Magnetic RAM [10] (researched by IBM, Samsung, Ev-
erspin), and Phase-Change Memory [27] (researched by
IBM, HGST, Micron/Intel). Table 1 summarizes the
projected characteristics of these technologies and com-
pares them to those of SLC Flash and DRAM. In par-
ticular, Intel and Micron announced an SCM technol-
ogy, called 3D XPoint3 [35], in the Dual Inline Mem-
ory Module (DIMM) form factor. SCM technologies are
expected to exhibit asymmetric latencies, with writes
being noticeably slower than reads, and limited write
endurance (although SCM may be significantly more
durable than flash memory, e.g., 3D XPoint by three or-
ders of magnitude). Moreover, SCM will be denser than
DRAM, yielding larger memory capacities. Finally, in
contrast to DRAM that constantly consumes energy to
refresh its state, idle SCM does not consume energy –
only active cells do. Hence, SCM has the potential to
lift the scalability issues of DRAM, both in terms of
capacity and energy consumption.
Given its unique characteristics, SCM can serve as
fast storage or as DRAM replacement. However, while
SCM is projected to be cheaper than DRAM, it will be
2 SCM is also referred to as Persistent Memory, Non-
Volatile RAM (NVRAM), or simply Non-Volatile Memory.
3 Intel and Micron did not disclose so far the technology
that 3D XPoint is based on, albeit it has been speculated
that it is based on Phase-Change Memory [8].
at first too expensive to replace flash. Additionally, it
will be too slow at first to replace DRAM. Neverthe-
less, we foresee that SCM will be invaluable in extend-
ing main-memory capacity in large scale-up systems.
Additionally, it can serve as a cheaper DRAM alter-
native when performance is not paramount. We argue,
however, that these use cases do not harness the full po-
tential of SCM: They do not exploit its non-volatility.
A third option would be to use SCM as persistent main
memory, i.e., as memory and storage at the same time.
Given its byte-addressability and low latency, proces-
sors will be able to access SCM directly with load/store
instructions. Both Microsoft Server [23] and Linux [34]
already support this access method, called Direct Ac-
cess (DAX), by offering zero-copy memory mapping
that bypasses DRAM and grants the application layer
direct access to SCM, as illustrated in Figure 3.
While SCM brings unprecedented opportunities as
a potential universal memory, it fulfills the no free lunch
folklore conjecture and raises unprecedented challenges
as well. To store data, software has traditionally as-
sumed block-addressable devices, managed by a file sys-
tem and accessed through main memory. The program-
mer holds full control over when data is persisted and
the file system takes care of handling partial writes,
leakage problems, and storage fragmentation. As a con-
sequence, database developers are used to ordering op-
erations at the logical level, e.g., writing an undo log
before updating the database. SCM invalidates these
assumptions: It becomes possible to access, read, mod-
ify, and persist data in SCM using load and store in-
structions at a CPU cache-line granularity. The journey
from CPU registers to SCM is long and mostly volatile,
including store buffers and CPU caches, leaving the pro-
grammer with little control over when data is persisted.
Even worse, compilers and CPUs might speculatively
reorder writes. Therefore, there is a need to enforce the
order and durability of SCM writes at the system level
(in contrast to the logical level) using persistence prim-
itives, such as memory barriers and cache-line flushing
instructions, often in a synchronous way. This, in turn,
creates new failure scenarios, such as missing or mis-
placed persistence primitives, which can lead to data
corruption in case of software or power failure. As a
consequence, leveraging SCM as persistent main mem-
ory requires devising a novel programming model.
The last few years have seen a surge in research ef-
forts that investigate how database systems can lever-
age SCM as persistent main memory. These research
efforts can be categorized into: SCM memory manage-
ment [19, 44, 45, 31], SCM-based persistent data struc-
tures [53, 6, 43, 28], optimizing database algorithms for
SCM [7, 51], new testing frameworks for SCM-based
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Parameter SLC Flash DRAM PCM STT-MRAM RRAM
Read Latency 25µs 50 ns 50 ns 10 ns 10 ns
Write Latency 500µs 50 ns 500 ns 50 ns 50 ns
Byte-addressable No Yes Yes Yes Yes
Endurance 104–105 >1015 108–109 >1015 1011
Density High Low Medium Low High
Table 1 Comparison of the characteristics of SLC Flash and DRAM with those of several SCM candidates [37].
software [26, 42], improving the database logging infras-
tructure [11, 52, 16], and finally exploring novel, SCM-
enabled database storage architectures [41, 2, 22].
5 Summary and Outlook
In this “Kurz Erkla¨rt”, we briefly explored the increas-
ing diversity in memory and storage technologies, and
highlighted the rise of SCM as a potential universal
memory. While this diversity brings opportunities for
building workload-optimal memory and storage systems,
it also pushes more complexity from the hardware layer
to the software layer by exposing low-level hardware
management features that were traditionally transpar-
ent to systems developers. Nevertheless, cloud providers
can abstract away this complexity for cloud users through
virtualization. Ideally, it should be possible to build cus-
tom memory hierarchies simply by provisioning the de-
sired resources in the cloud. Ensuring quality of service
will be the biggest challenge to achieve this vision.
In addition to SCM, more groundbreaking innova-
tions await on the horizon. First, Processing In Mem-
ory (PIM), which requires embedding compute logic
on memory devices, is becoming an attractive hard-
ware acceleration method. For instance, Borumand et
al. [5] showed that PIM can halve both energy consump-
tion and execution time by reducing data movement in
widely-used Google customer workloads. Second, two
large consortia, Gen-Z [12] and OpenCAPI [40], pro-
posed novel memory communication protocols that en-
able a scalable and flexible hardware topology account-
ing for heterogeneous memories and accelerators. These
and other advancements promise to keep research in
memory and storage systems an exciting field!
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